Many recent multiprocessor systems are realized with a nonuniform memory architecture (NUMA) and accesses to remote memory locations take more time than local memory accesses. Optimizing NUMA memory system performance is difficult and costly for three principal reasons: (1) Today's programming languages/libraries have no explicit support for NUMA systems, (2) NUMA optimizations are not portable, and (3) optimizations are not composable (i.e., they can become ineffective or worsen performance in environments that support composable parallel software).
INTRODUCTION
Recent parallel systems are often realized with a nonuniform memory architecture (NUMA). In NUMA systems, the latency and the bandwidth of memory accesses to lastlevel caches and to DRAM memory varies depending on the target of the memory access: local memory accesses (accesses that remain within the boundaries of a processor) have much lower memory access latency than remote memory accesses (accesses that are transferred between processors). Figure 1 shows a two-processor 8-core NUMA system. The processors of the system are based on the Intel Nehalem microarchitecture. In this system, a part of the main memory is directly connected to a processor through an on-chip memory controller This work was supported by computing resources provided by SNF grant 206021_133835. This article is based on Majo and Gross [2015] . Authors' addresses: Z. Majo, Oracle Software (Schweiz) GmbH; Täfernstrasse 4, 5405 Baden-Dättwil, Switzerland; email: zoltan.majo@oracle.com; T. R. Gross, Computer Science Department, ETH Zurich, 8092 Zürich, Switzerland; email: thomas.gross@inf.ethz.ch. Permission to make digital or hard copies of part or all of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies show this notice on the first page or initial screen of a display along with the full citation. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, to republish, to post on servers, to redistribute to lists, or to use any component of this work in other works requires prior specific permission and/or a fee. Permissions may be requested from Publications Dept., ACM, Inc., 2 Penn Plaza, Suite 701, New York, NY 10121-0701 USA, fax +1 (212) 869-0481, or permissions@acm.org. (MC). Each processor can access the memory of the other processor through the crosschip interconnect (IC). On the example Nehalem-based system, local accesses to the last-level cache (DRAM) take 38 (190) cycles, whereas remote accesses take 186 (310) cycles (on average). The cost of remote memory accesses is high: A remote DRAM access has almost twice as much memory access latency as a local DRAM accesses; a remote cache access takes approximately five times more time than a local cache access. Similar slowdowns (4.9× for cache accesses, 1.6× for DRAM) can also be observed on comparable AMD systems [Hackenberg et al. 2009 ].
Due to the large performance penalty of cross-chip memory accesses, performance optimizations for NUMA systems typically target improving data locality, that is, the reduction (or even elimination) of remote memory accesses [Blagodurov et al. 2011; Dashti et al. 2013; Marathe et al. 2010; Ogasawara 2009; Bolosky et al. 1989; Verghese et al. 1996; Tikir and Hollingsworth 2008; Reddy and Bondhugula 2014; Nikolopoulos et al. 2000; Tam et al. 2007] . Optimizations are often automatic, that is, the runtime system (e.g., the OS, the VM, or the compiler) profiles the memory accesses of programs and then, based on the profiles, it automatically adjusts the distribution of data and/or the scheduling of computations.
Automatic optimizations for NUMA systems can be highly effective; however, for some programs (e.g., programs with complex memory access patterns), profiles do not convey enough information to enable the runtime system to carry out optimizations successfully. In these cases, high-level information about programs (e.g., program data dependences) is needed. As this type of information is likely to be available to the programmer, several projects consider making the development toolchain NUMA-aware. For example, recent profilers like MemProf [Lachaize et al. 2012] , Memphis [McCurdy and Vetter 2010] , HPCToolkit [Liu and Mellor-Crummey 2014] , and DProf [Pesterev et al. 2010 ] present information about a program's memory behavior to the developer, who can then change the code to improve performance.
Profilers pinpoint code locations with inefficient usage of the memory system. In practice, however, programs are rarely optimized for NUMA systems as commonly used parallel languages and libraries like OpenMP or Intel Threading Building Blocks (TBB) are geared toward exploiting the lower levels of the memory system (i.e., L1 and L2 caches), if at all, and have no support for NUMA systems. More specifically, existing parallel programming frameworks have three main limitations.
First, existing frameworks usually require memory-system-aware code to consider many details of the memory hierarchy's layout; thus, optimized programs are not portable. Second, NUMA-aware code is not composable. Mapping data and computations depends on the hardware resources (i.e., cores/processors) available to the program. However, in frameworks with support for composable parallel software (i.e., parallel software composed of multiple, concurrently executing parallel computations [Pan et al. 2010]), the amount of resources available to a computation can change over time; therefore, memory-system-aware programs are required to adapt the mapping at runtime. Existing frameworks provide the programmer little information about the program's runtime configuration; thus, optimizations often simply assume that all hardware resources (i.e., all cores/processors) are continuously available. As a result, the advantages of memory system optimizations are annulled as soon as the optimized computation is composed with other parallel computations. Finally, many existing parallel programming frameworks have limited support for mapping data and computations explicitly. That is, the programmer is often required to be aware of runtime/compiler/library internals to be able to set up a mapping. As a result of these limitations, even if a programmer conceptually knows how to optimize a program, implementing optimizations is often difficult with existing frameworks.
MOTIVATION AND GOALS
These limitations impact the toolchains for NUMA systems: source-level optimizations for NUMA systems are rare in practice, and the performance potential of NUMA systems is often unexploited. To fill in the gap in the development toolchain for NUMA systems, this article presents TBB-NUMA, a parallel programming library for programming NUMA systems, to demonstrate how portable and composable data locality optimizations can be supported for NUMA systems. We present the library as an extension to TBB to demonstrate that these ideas can be exploited in the context of a widely used platform, but the concepts and ideas are not limited to this software platform.
Principles of Data Locality Optimizations
Data locality optimizations for NUMA systems have traditionally targeted the colocation of data and computations. To understand the principles of these optimizations, let us consider an example multithreaded program that is parallelized for a two-processor 8-core NUMA system (the system in Figure 2 ). The program consists of a set of concurrently executing computations (tasks) C 0 , C 1 , . . . , C 7 ; each computation accesses a subset D 0 , D 1 , . . . , D 7 of the total data used by the program.
To achieve good data locality, the programmer must go through a series of steps. First, the programmer must parallelize the algorithm (i.e., define the computations C i ) so that the data subsets D i overlap as little as possible. Second, the programmer must distribute data subsets among processors. The final step is to schedule computations so that each computation C i executes at the same processor as where its data D i is placed at. Figure 2 shows the mapping of the example program onto the two-processor 8-core NUMA system. In the figure, each computation executes at the processor where its data is allocated. If data subsets do not overlap (small adjustments often suffice to adjust overlap in multithreaded computations [Zhang et al. 2010] ), this mapping is beneficial for both caching and DRAM performance: (1) The cache capacity available to the computation is maximized (data subsets are disjoint; as a result, each piece of data is present in only one cache); (2) the bandwidth available to the program is increased (and the contention on the memory interfaces is reduced) as all paths to memory are utilized when data is placed at all DRAM modules, and (3) as each computation accesses locally placed data, the program does not encounter any remote memory accesses.
Enforcing Data Locality in Practice
Data locality optimizations are simple in theory but difficult to implement in practice. Although data distribution is well supported in recent OSs (e.g., Linux supports per-processor memory allocation through the libnuma library and memory migration through the move_pages() system call), scheduling computations at appropriate processors is problematic in today's parallel languages and libraries. In commonly used parallel frameworks, the scheduling of computations at processors depends on two components. First, as most parallel frameworks operate with thread pools, computations (tasks) must be first mapped to threads in the pool (we thus use the term setting taskto-thread affinities for mapping tasks to threads). Second, threads from the pool must be pinned to processors of the system to ensure that computations execute where intended. If both mappings are set up appropriately, the system guarantees data locality. In the following we discuss problems related to both components.
2.2.1. Component 1: Setting Task-to-Thread Affinities. Some partitioned global address space languages (e.g., Chapel, X10) allow the programmer to express mapping between computations and data explicitly. However, many other commonly used parallel frameworks operate with implicit task-to-thread affinities;, that is, with these frameworks, the programmer has no direct control on how to map computations to threads. OpenMP static loop partitioning is an example of implicit computation scheduling. For statically partitioned parallel loops the OpenMP runtime assigns a well-defined chunk of the iteration space to each thread.
1 If programmers are aware of the internals of static partitioning and know which pieces of data are touched by each loop iteration, they can distribute data among processors so that each thread accesses data locally. With other OpenMP work-division schemes (e.g., dynamic partitioning), however, the distribution of loop iterations between threads is not deterministic [OpenMP ARB 2015] ; thus, the programmer cannot assume much about the data accesses of the program, and, as a result, data locality is not controllable.
Setting up task-to-thread affinities is not easy in the case of systems based on task parallelism either. For example, in Intel TBB, each task can be assigned a special value; the value defines the affinity of that task to a thread in the pool. The TBB Reference Manual [Intel Corp. 2012] states the following about the values of a task's affinity: "A value of 0 indicates no affinity. Other values represent affinity to a particular thread. Do not assume anything about non-zero values. The mapping of non-zero values to threads is internal to the Intel TBB implementation." Such hints would require the programmers to reverse-engineer the TBB implementation if they wanted to set up a mapping between tasks and threads. Due to this obstacle, it is difficult to implement NUMA data locality optimizations in TBB.
1 Starting with version 4.0, the OpenMP API allows finer-grained control than previous OpenMP versions: The programmer can decide to partition the iteration space between places, where a place can be a set of threads, cores, or processors of the system [OpenMP ARB 2013] . Finally, defining task-to-thread affinities depends on the number of threads available to the program (a value that can change at runtime), but the distribution of data is expressed depending on the number of processors in the system. To ensure data locality on any system and in any runtime configuration, the programmer must consider both parameters, an impediment that makes writing NUMA-aware programs with current systems even more cumbersome.
Component 2:
Pinning Threads to Processors. The second component of mapping computations to processors is pinning threads to processors. Unless threads are pinned, the OS scheduler may freely move threads around in the system. OS re-schedules can result in remote memory accesses. OS reschedules can also result in costly data migrations if data follows the computations using it, for example, in systems with automatic data migration [Blagodurov et al. 2011 ]-this article assumes a standard OS without automatic data migration.
The OpenMP API allows pinning thread pool threads to processors [OpenMP ARB 2015] . If threads are pinned to processors, and the programmer has distributed data and has also set up task-to-thread affinities (e.g., by relying on the properties of static loop partitioning, as discussed before), each piece of data will be accessed at a welldefined processor and the program has thereby good data locality.
Pinning threads to processors works well only as long as only one parallel computation uses a thread pool at a time. Modern runtime systems, however, support composable parallel software, that is, programs that contain nested parallelism, programs that reuse functionality from parallelized libraries, or programs that are parallelized using different parallel languages/libraries [Pan et al. 2010] . For these programs, the thread pool of the runtime is shared by multiple parallel computations and the runtime distributes threads between all computations that are registered with it.
To illustrate the problems composability causes for programs optimized for NUMA systems, Figure 3 shows an example where two parallel computations, C A and C B , execute in parallel on the example 2-processor 8-core system. Computation C A is composed of subcomputations C A 0 . . . C A 3 ; each subcomputation C A i accesses a different data subset D A i . Similarly, each subcomputation C B i of C B accesses a distinct data subset D B i . The programmer optimized both computations for NUMA, thus data used by the computations is distributed across processors (according to the principles discussed in Section 2.1). The programmer has set up task-to-thread affinities as well, but as the runtime is not aware of the programmer's intentions, it can allocate threads to computations in several ways. Figure 3 shows an unfortunate allocation that cancels the optimization intended by the programmer: C A is mapped to threads executing at Processor 0 and C B is mapped to threads executing at Processor 1. Thus, both Figure 4 shows an appropriate assignment of threads to computations: In this case, each computation is assigned threads from both processors so that each computation can access data locally and can exploit all caches of the system.
A Practical Solution
An approach to programming NUMAs that aims to support performance, portability, and composability must address three concerns:
Explicit mapping. The programmer can define the distribution of data among processors and, in addition, can also express the preferred schedule of computations (e.g., in the form of hints to a work-stealing scheduler) without being required to understand runtime system internals. The scheduler honors these hints unless there are idle resources; in this case, a task may be moved by the scheduler to a different processor in an attempt to balance the load (as in current systems incurring the overhead of remote execution is preferable to idling processing resources).
Portability. Programmers are not required to have information about the exact hardware layout, but they should target a generic NUMA system with P processors. The parallel programming framework must automatically determine the remaining details of pinning threads to appropriate processors so that the optimized programs are portable.
Composability. The framework manages its thread pool so that the advantages of data locality optimizations are preserved even if only a fraction of all system resources are available for an optimized computation. This setup allows optimized programs to be included as part of libraries (or reuse functionalities from libraries already parallelized) and to utilize the memory system appropriately at the same time.
This article describes TBB-NUMA, a parallel library for NUMA systems. We describe TBB-NUMA as an extension to Intel TBB so that we can leverage prior work. To describe the innovation of TBB-NUMA (i.e., defining the semantics of task affinities so that portable and composable parallel programs can be written), we start with the architecture of standard TBB (Section 3) and then (Section 4) highlight the differences between standard TBB and TBB-NUMA in terms of locality-aware programming. Finally, Section 5 presents an evaluation of the performance, composability, and portability of data locality optimizations implemented with TBB and TBB-NUMA for a set of well-known benchmark programs. 
ANATOMY OF TBB
Standard TBB has a layered architecture (shown in Figure 5(a) 2 ). This section describes the layers top-down, that is, the discussion starts with the layer closest to the programmer and ends with the farthest layer (the layer closest to the hardware).
User Programs
There are two ways to implement parallelism with standard TBB: programmers can either use the library's Cilk-style work-stealing scheduler [Frigo et al. 1998 ] directly, or they can reuse parallel algorithm templates from a set of templates defined by the library. Templates hide the complexity of the work-stealing scheduler from the programmer, but they still use the work-stealing scheduler internally.
Parallel Algorithm Templates
TBB supports loop parallelism through the parallel_for algorithm template (and also variations of it, e.g., parallel_reduce, parallel_do). TBB also supports pipelineparallelism (through the pipeline template). In this article, we concentrate on two algorithm templates, parallel_for and pipeline, because they are widely used and they represent two significantly different ways of approaching parallelism. In standard TBB both templates are optimized for better utilizing L1 and L2 caches. The parallel_for template preserves cache locality if it is given an affinity_partitioner object as a parameter. We briefly discuss this optimization in Section 3.6 (see Acar et al. [2000] and Robison et al. [2008] for details about the principles and implementation of this optimization, respectively). Parallel pipelines are optimized for better L1 and L2 cache locality through the way they generate the task tree corresponding to a pipeline computation (see Section 4.4.3 for details).
Task Scheduler
Similar to Cilk [Frigo et al. 1998 ], the TBB task scheduler interface exposes library functions to spawn and join tasks (implemented in TBB by the spawn() and wait_for_all() methods and variations of them). TBB allows, but does not guarantee, parallelism; thus, the number of threads in the task scheduler can change during runtime: A task scheduler can have multiple threads, and it must have only one thread at any given point of time. Section 3.4 gives a more detailed explanation of why (and how) the number of threads in a task scheduler changes at runtime. Each thread in a task scheduler has a local deque where spawned tasks are inserted. A thread removes tasks for execution from its local deque in LIFO order, and if the local deque is empty, steals tasks from other threads' deques in FIFO order.
A task scheduler has a set of mailboxes. Each thread in the task scheduler is connected to a (different) mailbox. The opposite of the latter is not true, that is, not every mailbox in a task scheduler has a thread connected to it (because the number of threads in a task scheduler can take on any value between 1 and the total number of mailboxes in that task scheduler).
A task that is supposed to be executed by TBB can be assigned a special value that specifies the affinity of that task to a mailbox (i.e., a possible coupling between the task and the mailbox). Thus, the definition of task affinities provided by the TBB Reference Manual (see Section 2.2.1 and [Intel Corp. 2012] ) is misleading. According to the manual, a task affinity implies that a task is associated with a particular thread, yet, in reality, an affinity value associates a tasks only with a mailbox.
During the lifetime of a program, possibly different threads (but only one thread at a time) can be connected to the same mailbox. Therefore, affinity values provided by the standard TBB implementation guarantee only that a task is associated with a mailbox, but not with any particular thread. We further discuss the implications of task-to-mailbox affinities in Section 3.6.
An affinitized task (a task with a nonzero affinity value) is sent to the thread currently connected to the mailbox. Sending is realized by inserting the task into the mailbox. The thread connected to the mailbox receives the task by removing it from the mailbox. Every task (both affinitized and nonaffinitized tasks) is inserted into the local deque of the thread that created the task. An affinitized task is, however, also inserted into the mailbox it is sent to. Lastly, task affinities are by definition internal to TBB's implementation and only an affinity_partitioner uses them (internally).
TBB also supports asynchronous operations through the enqueue() call (the discussion in the previous sections concerned only synchronous operations). Tasks to be executed asynchronously are inserted into a FIFO queue shared between all threads (but are not inserted into any thread's local deque). Due to the multiple types of queues in the task scheduler, TBB defines a set of rules ( Figure 6 ) that specify from where a thread is supposed to fetch the next task to be executed. The rules are listed in order of decreasing priority. If a high-priority rule is unsuccessful, the scheduler tries the next rule. Rules (1)-(4) and (6) define the synchronous execution of tasks, Rule (5) defines asynchronous task execution.
Resource Management Layer
The number of threads in a task scheduler is determined by the Resource Management Layer (RML). (To avoid excessive OS scheduler overhead, the RML limits the number of threads available.) TBB is interoperable with other parallel frameworks (e.g., Intel OpenMP). If a program is composed of multiple computations (that are parallelized with TBB or other parallel frameworks using the same RML), all parallel computations register with the same RML instance. The RML then assigns a subset of the available threads to each computation. Moreover, if the number of computations registered with an RML changes, threads are redistributed between computations. (An RML instance can redistribute threads numerous times during its lifetime.) As a result, the number of threads assigned to a computation can vary over time. The current RML implementation does not attempt to assign the same subset of threads to the same computation, that is, the same computation can be assigned to different threads at different times.
Figure 5(b) shows a program composed of two TBB task scheduler-based computations (TS) and one OpenMP-based (OMP) computation (all are registered with the same RML that has N threads). (The example omits higher-level details about the program, e.g., the parallel algorithm templates it uses.) Upcoming examples consider only TBB task schedulers (but not OpenMP runtimes) to be registered with an RML. This simplifies the discussion but is not a real restriction of either standard TBB nor TBB-NUMA.
Threads
In addition to task schedulers, threads are registered and managed by the RML as well. The RML manages two types of threads: (1) The RML automatically creates N − 1 worker threads (N is the number of cores of the system); (2) master threads are created by the user program with a suitable system library (e.g., pthreads) and are registered the first time they use a parallel construct.
NUMA Issues in Standard TBB
In standard TBB, each task scheduler has a set of mailboxes, the number of mailboxes is usually set to the number of cores of the machine. When the RML assigns a thread to a task scheduler, the thread connects to a randomly chosen mailbox.
Figure 8(b) shows a task scheduler that is configured with four mailboxes (M 1 . . . M 4 ); the task scheduler is allocated four threads by the RML (T 1 . . . T 4 ). During its lifetime, a task scheduler can be allocated different numbers of threads. Moreover, even if the same set of threads is allocated to a task scheduler, each thread can be connected to a different mailbox during the lifetime of the task scheduler (e.g., if a thread leaves and then rejoins a scheduler, the thread can be assigned to a randomly chosen mailbox, and thus possibly not to the same mailbox it was connected to before it left the task scheduler). We refer to the combination of the number of threads in a task scheduler and the mailboxes used by these threads as a task scheduler configuration. Figure 8( b) shows the task scheduler in a fully populated configuration where a thread is connected to each mailbox; in this configuration, each thread T i is connected to mailbox M i . In contrast, Figure 8 (c) shows the task scheduler in a partially populated configuration in which only mailboxes M 1 and M 3 are used (by threads T 1 and T 3 , respectively).
If a thread creates a task tree and then submits it to the task scheduler for execution, and tasks in the tree have affinities to mailboxes, then these tasks are inserted into the creator thread's local deque as well as into the mailbox corresponding to the task's affinity value. Threads in the task scheduler attempt to obtain tasks to execute. First, a thread tries to receive a task from the mailbox the thread is connected to (Rule 4 in Figure 6 ). If the mailbox is empty, the thread falls back trying to remove a task from the shared queue (Rule 5) or to randomly stealing a task (Rule 6).
Figure 8(a) shows a task tree with three levels; tasks in the tree have affinities specified for the task scheduler configuration shown in Figure 8 (b). The example corresponds to a possible partitioning of an iteration space of 1,000 iterations (as done, e.g., by the parallel_for pattern). If the task tree is repeatedly executed with the same set of affinities and with the same task scheduler configuration, the same subset of the iteration space is sent to the same mailbox. Thus, each thread processes the same subset of the iteration space. As a result, the computation has good cache locality. In standard TBB, the parallel_for algorithm template is based on this principle: If used with an affinity_partitioner object, the parallel_for template stores task affinities into the partitioner object and reuses them on future executions.
In standard TBB, affinities are only a hint on the preferred place of a task's execution, that is, the task scheduler is allowed to ignore task affinities to better balance the load. More specifically, tasks are not executed by the thread specified by affinities for three main reasons: (1) steals, (2) revokes, and (3) changes in the task scheduler configuration. First, affinitized tasks are also inserted into the local deque of the thread that creates them; thus, they can be stolen before they are received at the mailbox they have been inserted into. Second, if the thread that created tasks executes Rule 3, it can revoke tasks from mailboxes and execute them locally itself. Third, the task scheduler configuration changes at runtime; Figure 8 (c) shows the task scheduler partially populated with only two threads. For this scheduler configuration, the affinities of the task tree do not make sense (because there is no thread connected to mailboxes M 2 and M 4 ); thus, all tasks of the tree (including tasks with affinity to threads T 2 or T 4 ) will be executed by either thread T 1 or thread T 3 .
Programmers cannot foresee dynamically changing runtime conditions; thus, TBB does not encourage programmers to specify affinities for tasks. Instead, TBB keeps task affinities internal to the library's implementation. The only case where TBB uses affinities (only internally) is the parallel_for template used in combination with an affinity_partitioner object. The parallel_for algorithm template automatically and internally adapts the affinities of task trees to match the effective place of execution. For example, let us assume a task tree generated by a parallel_for partitioned with an affinity_partitioner. Let us furthermore assume that, when unfolding the task tree, the partitioner sets the affinity value of a task A in the tree to value 1 (indicating that A is preferably executed by the thread connected to mailbox M 1 ). If task A is executed by a thread connected to a different mailbox M i (because of any of the previously mentioned three reasons), the runtime overwrites the partitioner's record about the task's affinity, after the update the task has its affinity value set to i and this value is used when the task is re-executed. This strategy is beneficial assuming that the affinities specified by the partitioner match the configuration of the task scheduler for some time in the future. However, updating task affinities is not acceptable in NUMA systems: In NUMA systems, task affinities must stay constant because each task must execute at the processor where its data is located.
RECONCILING TBB AND NUMA
The fundamental idea of TBB-NUMA is to associate every mailbox exactly with exactly one (physical) processor of a NUMA system. This contrasts the original design of standard TBB that does not associate mailboxes, threads, and processors. The changes in TBB-NUMA are necessary to support programmers in writing programs with good data locality at the processor level.
Implementing support for NUMA-aware programming involves all layers of TBB's architecture, and, in some cases, it requires tight coupling between the layers. The discussion in this section follows the layers bottom to top. This section focuses on aspects specific to TBB-NUMA, contrasting it to standard TBB where interesting.
Threads
TBB-NUMA automatically pins each thread to a specific processor. If a thread is pinned to a processor, the thread is allowed to execute at any core of this specific processor, but not at cores of any other processor. Threads are pinned to processors when they are created by the RML (worker threads) or when they register with the RML (master threads). Threads are distributed round-robin across the processors of a system (the first thread registered/created is pinned to Processor 1, the second to Processor 2, etc.). We assume all processors are identical with regard to number and capabilities of cores; thus, the RML guarantees that there is an approximately equal number of threads pinned to each processor at any given point of time. TBB-NUMA is aware of the memory system's layout, and threads are pinned to processors without user intervention.
The OS scheduler has fewer constraints with per-processor pinning than with percore pinning; thus, it can possibly balance load better if there are external (non-TBB) threads running on the system. If threads are not pinned, the TBB-NUMA runtime cannot give any guarantees to the layers above the threading layer; hence, per-processor pinning is the minimal constraint that must be imposed on the OS scheduler to support NUMA-awareness.
Resource Management Layer
Similar to the RML in standard TBB, the TBB-NUMA RML distributes threads between all registered task schedulers. In addition to the standard TBB, the TBB-NUMA RML is aware of which processor each registered thread is pinned to, and it distributes threads so that in each registered task scheduler there is an approximately equal number of threads from each processor. Let us assume an example program with two task schedulers running on a 2-processor 8-core system; there are 8 threads registered with the RML. In this case, the RML assigns four threads to each task scheduler, with two threads pinned to Processor 1 and with two threads pinned to Processor 2. Distributing threads this way guarantees that each task scheduler has access to all memory system resources (i.e., last-level caches, memory controllers, and cross-chip interconnects) and unfortunate assignments like that in Figure 3 are avoided.
TBB-NUMA Task Scheduler
Unlike in standard TBB, in TBB-NUMA the programmer can specify task affinities explicitly. Task affinities are hints in TBB-NUMA as well, but, unlike in standard TBB, affinities are sticky in TBB-NUMA. That is, the TBB-NUMA runtime is not allowed to modify a task's affinity when the task is executed on a different processor (i.e., a processor not originally intended by the programmer). To help the TBB-NUMA task scheduler still honor affinities (and balance load at the same time), the TBB-NUMA runtime implements a set of optimizations in addition to standard TBB. We first define the semantics of task affinities in TBB-NUMA, then we describe the optimizations to handle scheduler configuration changes, steals, and revokes (the reasons mentioned in Section 3.6 due to which the scheduler can ignore affinities).
Task-to-Processor Affinities
In TBB-NUMA tasks have affinity to a processor (instead of a mailbox as in standard TBB). That is, a task with an affinity value equal to i is not meant to be executed by the single thread connected to mailbox M i as in TBB but by any thread running at Processor i. Thus, TBB-NUMA replaces Rule 4 of standard TBB (Figure 6 ) by Rule 4' (Figure 7) . Because affinity values have a clear meaning backed by the TBB-NUMA runtime system, the programmer is allowed to use them (either directly via the task scheduler interface or indirectly by reusing parallel algorithm templates). To support per-processor task affinities, the number of mailboxes of a TBB-NUMA task scheduler is equal to the number of processors of the machine (i.e., on a P-processor system, there are P mailboxes). A task with an affinity value of i is inserted into mailbox M i and, as the RML allows only threads pinned to Processor i to use this mailbox, the task is slated to be executed at the appropriate processor. Figure 9 (b) shows the layout of a task scheduler populated with 4 threads (on a 2-processor system); two threads are pinned to each processor. Figure 9 (a) shows a NUMA-aware affinitization of a task tree (also for a 2-processor system). In the example, the first half of the iteration space (iterations [1-500]) is mapped to Processor 1, the second half (iterations ) is mapped to Processor 2. If data accessed by iterations [1-500] ([501-1000]) is allocated at Processor 1 (Processor 2), the computation has good data locality and thus good performance with TBB-NUMA.
A programmer is expected to set task affinities reasonably to obtain good data locality with TBB-NUMA. For example, task affinities are set unreasonably if task affinities do not match the distribution of the data in the system; in the case of the task tree shown in Figure 9 (a), it is unreasonable to set the affinity of each task to 1, because data has been distributed between Processor 1 and Processor 2. It is also unreasonable to set affinities to nonexistent processors (e.g., the affinity value of 3 is unreasonable on a 2-processor system).
To help the programmer write programs tailored to a generic P-processor system (where P is not known at compile-time), TBB-NUMA permits programs to reflect on the number of processors at runtime using the task_scheduler_init::get_num_cpus() library call. If the programmer, however, (possibly by accident) provides "unreasonable" affinities to TBB-NUMA, those affinities will be ignored. That is, a large fraction of tasks with unreasonable affinities will not be received at the (nonexistent) mailbox they were sent to; instead, those tasks will be eventually stolen and executed by some hreads in the thread pool (according to Rule 6 in Figure 7 ). As task stealing is implemented efficiently in TBB(-NUMA), the performance of programs with unreasonable affinities is similar to that of programs without NUMA optimizations (see Section 5.6 for more details).
4.4.1. Handling Configuration Changes (Reason 1). TBB-NUMA handles the problem of changing task scheduler configurations by hardware-aware resource management. The TBB-NUMA RML allocates threads to task schedulers so that each scheduler has an approximately equal number of threads pinned to each processor. As a result, in every task scheduler, the number of threads using each per-processor mailbox is approximately the same. Thus, every task scheduler has approximately the same share of each processor's computational and memory system resources. Figure 9 (c) shows a task scheduler populated with two threads (two threads less than in Figure 9(b) ). Each mailbox is served by one thread pinned to each processor and the affinitized task tree will execute with good data locality, just as when the task scheduler is fully populated (Figure 9(b) ).
In some scenarios (when the number of task schedulers registered with the RML is close to or is larger than the total number of threads registered with the RML), threads cannot be allocated to schedulers so that each mailbox is served by an equal number of threads. But as long as the number of registered schedulers is low (which is frequently the case in practice), it is possible to evenly distribute threads between task schedulers.
Handling Steals (Reason 2).
An affinitized task is present in two places: in the local deque of the thread that created it and in the mailbox it is sent to. Affinitization is successful if the task is removed from the mailbox by the thread connected to the mailbox. Affinitization is unsuccessful if the task is stolen by a thread that has no work to do and it has fallen back to random stealing (Rule 6) (the stealing thread has fallen through Rules 1-5 and obtains work according to Rule 6).
Standard TBB prevents a stealing thread from obtaining an affinitized task if there is a good chance that the task is going to be removed from the destination mailbox soon. Before stealing an affinitized task, each thread checks if the destination mailbox of the task is idle (by calling the is_idle() function shown in Figure 10 ). If the mailbox is idle, the stealing thread bypasses the mailbox and tries to obtain a task from an other thread's deque.
A mailbox is marked as idle (using the set_idle() function in Figure 10 ) in two cases: (1) when a thread falls through dequeuing from its local deque (Rule 3), but has not yet peeked at its mailbox yet (Rule 4), or (2) the thread connected to the mailbox has left the task scheduler. In the first case, bypassing is well justified because the task will be received in a short time by the thread connected to the mailbox. The second case needs more explanation. A thread leaves the task scheduler when there is no work available for it. Alternatively, the RML can revoke the thread from the current task scheduler and then assign it to some other task scheduler. If the thread is associated with the current task scheduler again, it will continue to receive tasks. Thus, the task will be eventually received and executed at the intended location. But if the thread is permanently assigned to some other task scheduler, the task in the mailbox will be eventually revoked (executed locally) by the thread spawning it and the task's affinity will be updated (which conforms with the TBB principle of nonconstant task affinities).
In TBB-NUMA, task affinities are immutable (by design); thus, the idling mechanism of standard TBB must be revised. If a task is executed repeatedly, due to the constant affinities, a task with affinity value i will be submitted to the same mailbox M i over and over again. If there are no threads connected to mailbox M i , other threads in the scheduler will bypass mailbox M i (assuming the idling mechanism of standard TBB). Bypasses reject work; thus, they can result in a high performance penalty. The idling mechanism of standard TBB must be updated also because TBB-NUMA allows multiple threads attached to a single mailbox.
TBB-NUMA uses an idling mechanism that is tightly coupled with resource management. The idling mechanism of TBB-NUMA (implemented by the set_idle() function in Figure 11 ) is based on incrementing/decrementing a counter. A thread increments the counter before receiving from its mailbox and decrements it after it has received a task. Unlike with standard TBB, with TBB-NUMA a thread does not indicate idleness when it leaves the task scheduler. To allow stealing those tasks that are not likely to be picked up at their destination mailbox and thus provide good load balance, the is_idle() function inspects both the counter and the number of threads allocated/active in the destination's mailbox, which avoids unnecessary bypasses. 
Handling Revokes (Reason 3).
Every affinitized task is inserted into the local deque of the thread that creates it. An affinitized task is revoked if the creator thread retrieves it (Rule 3) before it can be received at the destination processor. Unlike Rule 6, Rule 3 does not bypass affinitized tasks (to guarantee that each task is eventually executed before the program terminates). TBB-NUMA attempts to avoid revokes in two ways: by controlling task submission order via reflection (in the case of wide task trees) and by detaching subtrees (for shallow trees).
Controlling Task Submission Order. In wide task trees, each task (except leaves) has at least two children tasks. When unfolding wide trees, it is beneficial to spawn tasks affinitized for the current processor last (the processor where the thread unfolding the tree executes). As Rule 3 retrieves tasks from the thread-local deque in LIFO order, tasks put into the deque earlier have a chance to be picked up for execution at their destination thread before the creator thread revokes them. For example, when unfolding level 2 of the task tree shown in Figure 9 (a), the parallel_for template spawns the right subtree and continues executing the left subtree if the current processor is Processor 1; otherwise, it spawns the left subtree and continues executing the right subtree (assuming a two-processor system). To control task submission order the creator thread must determine its current processor. The library supports this kind of reflection through the task_scheduler_init::get_current_cpu() call. This call is used internally by the parallel_for template. Code using the task scheduler directly can also rely on this reflection-based capability to control submission order.
Detaching Subtrees. Figure 12 shows a task tree that is shallow. For example, the pipeline algorithm template of TBB generates shallow subtrees: The pipeline template generates a distinct subtree for each input element processed by the pipeline; each task in a subtree corresponds to a different pipeline stage. The task tree shown in Figure 12 corresponds to a three-stage pipeline computation.
In a shallow task tree each task (except the root task) has only one child task that is executed next by the task scheduler (according to Rule 3). If the memory accesses of a pipeline computation are dominated by accesses to input elements, shallow task trees can be beneficial for L1/L2 cache locality, because tree shallowness guarantees that each input element is processed by the same thread (thus the input element is in the cache used by this thread). In some cases, however, a child task predominantly accesses data other than the input element it processes. Moreover, in some cases the child task's accesses do not hit in the L1/L2 cache and are served by last-level caches (or even by DRAM). In these cases it can be beneficial to schedule the child tasks at threads executing at well-defined processors to achieve good last-level cache/DRAM data locality.
For example, in the pipeline computation in Figure 12 , Stage 1 of the pipeline is not associated with any processor (its task-to-processor affinity is 0), but Stage 2 accesses data associated with Processor 1 and Stage 3 accesses data associated with Processor 2 (Stage 2 and Stage 3 have a task-to-processor affinity value of 1 and 2, respectively). Spawning affinitized tasks and sending them to the mailbox of the appropriate thread does not help in this case because the affinitized task will be revoked (Rule 3 has priority over Rule 4). To allow a child task to execute at the processor it is associated with, the child task must be detached from its parent task, that is, it must be sent to the destination processor without inserting it into the local queue.
Standard TBB facilitates detaching tasks through the enqueue() call. Enqueued tasks are inserted into a queue shared by all threads in a task scheduler, threads receive enqueued tasks according to Rule 5. In standard TBB, enqueued tasks are not allowed to have affinities to threads. TBB-NUMA extends standard TBB by allowing enqueued tasks to have affinities as well: the TBB-NUMA task scheduler has P + 1 shared queues Q i (assuming a P-processor system), tasks with affinity for Processor i are enqueued at Q i , 1 ≤ i ≤ P, tasks with no task-to-processor affinity defined are enqueued at Q 0 , thus Rule 5 of TBB is replaced by a set of rules in TBB-NUMA (Rule 5 -Rule 5 in Figure 7 ).
To illustrate how enqueuing handles revokes, let us consider the three-stage pipeline example again (Figure 12 ). Let us assume that the root task runs at Processor 1 (as shown in the figure) . Stage 1 has no task-to-processor affinity; thus, the root task unfolds Stage 1 tasks using spawns. Let us assume that Stage 1 tasks are then also executed at Processor 1. The next stage (Stage 2) has affinity for Processor 1, but as all Stage 1 tasks are already running at Processor 1, Stage 2 tasks do not have to be detached (thus they are spawned). When, however, the task tree is unfolded further (i.e., Stage 3 tasks are created), these tasks have affinity for Processor 2 (a processor different from the current processor); thus, Stage 3 tasks are not spawned but enqueued (with affinity for Processor 2). Threads at Processor 2 will then dequeue these tasks (Rule 5 ), and each stage is executed where the programmer originally intended. Threads at Processor 1 (the threads that originally unfolded the upper levels of the task tree) in the meantime unfold new subtrees to process any remaining input elements.
The decision whether to spawn or to enqueue tasks when unfolding a task tree depends on the processor that the current thread is pinned to. The TBB-NUMA pipeline template uses reflection to determine the current thread's processor. For example, if the root task of the example in Figure 12 executes at Processor 2 instead of Processor 1, enqueuing is used already when unfolding Stage 2. Finally, similar to the affinity of mailboxed tasks, the affinity of enqueued tasks is a hint on the preferred place of execution, that is, if a thread cannot get a task from the shared queue associated with its processor (i.e., Rule 5 fails), the thread tries all other queues in the task scheduler (i.e., it falls back to Rules 5 and 5 ).
Programming with TBB-NUMA
TBB-NUMA extends TBB, that is, the programmer can define which rules the task scheduler uses, the rules of standard TBB or rules specific to TBB-NUMA. If TBB-NUMA is enabled, the parallel_for algorithm template can be used with an additional parameter, a data distribution object that specifies the distribution of data for the iteration space processed by the loop. Figure 13 shows an example program, cg, in which the parallel_for template is used with a data distribution object (see Section 5.1 for more details about benchmark programs). TBB-NUMA includes a set of predefined data distributions (e.g., the block-cyclic distribution shown in Figure 9 (a) for a two-processor system). The data distribution is set up for a data structure of a given size and is then enforced by the enforce() method.
If needed, the programmer can define custom data distributions: The parallel_for template interfaces with data distributions through a single method, get_affinity(); this method is used to determine the affinity of a subrange of the iteration space when the task tree corresponding to the iteration space is being unfolded. Finally, with TBB-NUMA, the semantics of task affinities is clearly defined (taskto-processor affinity); thus, the programmer can use task affinities directly with the task scheduler interface (see example in Figure 15) . Programs using task affinities directly do not explicitly express the coupling between affinities and data distributions either: As shown in Figure 15 , the data distribution object is used only to enforce the placement of data in memory (Line 31), affinities for tasks are expressed independently by the programmer (Line 14).
In addition to specifying hints on the schedule of computations, TBB-NUMA defines helper functions to enforce data distributions on memory regions as well (e.g., the enforce() method in Figures 13, 14, and 15) . Data distributions are enforced through memory migrations (e.g., through the move_pages() system call in Linux). Both data distributions and computation schedules depend on the actual hardware configuration. TBB-NUMA determines the number of processors at runtime and passes on this information to user programs. As a result, programs can be parametrized for a generic NUMA system and are thus portable.
Lastly, TBB-NUMA (just as standard TBB) is extensible: The programmer can add new (NUMA-aware) parallel algorithm templates to the library.
EVALUATION
The evaluation presented in this section shows that (1) optimizations improve data locality and performance (Section 5.2), (2) that optimizations are portable (Section 5.3), and (3) that optimizations are composable (Section 5.4). The section provides some details (including measurement data) regarding the performance impact of resource-aware idling (Section 5.5) and also regarding the performance impact "unreasonable" task affinities (Section 5.6).
Experimental Setup
We use three NUMA systems to run experiments (see Table I ). We perform a detailed performance evaluation on how remote memory accesses affect the performance of programs from the NAS and PARSEC benchmark suites on these systems. For the article, we select five programs for which remote memory accesses cause significant performance degradation. We include in the selection programs that use different forms of parallelism: two programs are loop-parallel, two programs use the task scheduler interface directly, one program is based on pipeline parallelism (see Table II ). For some benchmarks, small modifications are needed to make benchmarks amenable for NUMA optimizations: streamcluster is changed to perform a copy-based shuffle operation (instead of a pointer-based shuffle); ferret is changed to allow the image database (and operations on it) to be partitioned; all these modifications are described in detail in Majo and Gross [2013] . For the ferret benchmark, we use the TBB-port described in Reed et al. [2011] .
Data Locality Optimizations
Performance in NUMA systems depends on two aspects: the data distribution policy used and the policy used to schedule computations. We evaluate performance for a series of different execution scenarios; an execution scenario is defined by the pair (data distribution policy, computation schedule policy) used. Two scenarios consecutively listed in the evaluation differ in only one aspect, that is, they differ either in the data distribution policy used or the computation schedule policy used, but not both. Optimizations for loop-parallel programs are evaluated in five scenarios: (noap, FT) . No affinity partitioner, first-touch page placement. Default version of the program that does not use task affinitization and uses the first-touch page placement policy (default in many OSs incl. Linux).
(noap, INTL). No affinity partitioner, interleaved page placement. Default version of the program with the interleaved page placement policy in place. The interleaved page placement policy distributes pages across processors in a round-robin fashion. Interleaved page placement is recommended for source-level optimizations by Lachaize et al. [2012] and is used in automatic systems as well [Dashti et al. 2013] . Interleaved page placement improves performance by reducing contention on memory interfaces, but it does not reduce the number of remote memory accesses. In many systems (including those in Table I ), interleaved placement is equivalent to disabling NUMA in the BIOS.
(ap, INTL). Affinity partitioner, interleaved page placement. The loops of the program are affinitized with the TBB-standard affinity_partitioner [Robison et al. 2008] ; pages are placed interleaved, as in the previous configuration. The affinity_ partitioner is designed to improve cache performance. This configuration shows the benefits of using this partitioner.
(NACS, INTL). NUMA-Aware Computation Scheduling, interleaved page placement. The previous configurations can be obtained with standard TBB, this configuration is achievable only with TBB-NUMA. This configuration uses NUMA-Aware Computation Scheduling (NACS), that is, the task scheduler is given hints about the distribution of data in memory. Normally, NACS effects both caching and DRAM data locality. However, to assess how NACS effects caching only, data distribution is not enforced in this configuration. Instead, interleaved placement is used; thus, this configuration differs only in one parameter (the schedule of computations) from the previous configuration. (NACS, NADD). NUMA-Aware Computation Scheduling, NUMA-Aware Data Distribution. NUMA-Aware Data Distribution is enforced (in addition to NACS in the previous configuration). The results in this configuration show the benefits due to both cache and DRAM data locality.
The evaluation in this section uses the four-processor 32-core Westmere system (see Section 5.3 for evaluation on the other systems). Figures 16(a) and 16(b) show the relative execution time of cg and mg in all five configurations. Execution time is relative to the (noap, FT) configuration, which has a relative execution time of 1. Lower relative execution time means better performance.
Relative to the best-performing configuration achievable with standard TBB, (ap, INTL), cg improves 18% (relative execution time of 0.34 with (NACS,NADD) vs. relative execution time of 0.4 with (ap, INTL). The computation time of mg improves around 12%, but its overall performance is slightly worse than the best configuration achievable with standard TBB because the cost of data migration (distributing data) cancels the improvement in computation time.
To show that performance optimizations improve both cache locality and DRAM locality, we measure the number of uncore transfers a program generates in each of the five examined configurations. There are four types of uncore accesses: local cache/DRAM accesses and remote cache/DRAM accesses. Figures 17(a) and 17(b) show the uncore traffic breakdown of cg and mg, respectively. In the (NACS, NADD) configuration, almost all remote memory accesses are eliminated (relative to both the baseline (noap, FT) and the (ap, INTL) configuration).
Figures 18(a)-18(c) show the performance of the remaining three, non-loop-based programs. Only loop-based programs can use the affinity_partitioner; thus, the (ap, FT) and (ap, INTL) configurations are invalid for non-loop-based programs. As a result, non-loop-based programs are evaluated in four instead of five configurations: the invalid configurations are replaced by the (noap, INTL) configuration (version of the program with no affinities specified, interleaved page placement policy). The principle that two subsequently listed configurations change only in a single parameter still holds after this change. Similar to loop-based programs, the two last configuration scenarios shown in the figures can be realized only with TBB-NUMA. For the non-loopbased programs, NUMA-aware memory system optimizations result in performance improvements between 16% and 44% over the best possible configuration achievable with standard TBB (e.g., in the case of streamcluster relative execution time of 0.38 with (NACS, NADD) vs. relative execution time of 0.55 with (noap, INTL), the best configuration that can be realized with standard TBB). Figures 19(a)-19(c) show the breakdown of uncore traffic for all three programs in all configurations. Memory system optimizations reduce the number of remote accesses for these programs, too.
We use the benchmark programs with large datasets. The results in Figure 17 and Figure 19 show: (1) For some of the programs cache locality does not matter much, as datasets do not fit even into the large L3 caches of the system (i.e., almost all uncore transfers are from local/remote DRAM); (2) for some programs TBB-NUMA increases L3 cache locality (i.e., the fraction of L3 transfers); and (3) using the affinity_ partitioner from standard TBB (only available for the programs shown in Figure 17 ) does not increase L1/L2 cache locality (equivalent to reducing the amount of uncore transfers). For smaller datasets, the affinity_partitioner improves performance by increasing L1/L2 cache locality, as reported by Marathe et al. [2010] , but for large datasets, TBB-NUMA results in better performance than TBB.
Portability
To show that memory system optimizations are portable, we run the same set of programs on two additional systems (the Nehalem-and Bulldozer-based systems shown in Table I ). As memory system optimizations are implemented for a generic NUMA system, the programs are executed on these systems without modification. Performance results are shown in Figures 20(a) , 20(b), and 21(a)-20(c); the variation of the measurement readings is negligible. On the Nehalem, optimizations result in 3%-18% performance improvement over the best configuration that can be realized with standard TBB. On the Bulldozer, we measure 6%-18% improvement (and no improvement (fluidanimate) or a 3% slowdown (mg)).
Composability
This section evaluates how the properties of memory system optimizations are preserved when only a part of the hardware is available for executing an optimized computation (a scenario that occurs when an optimized computation is combined with other computations to form a larger application). Each benchmark is executed concurrently with a contender computation. The contender computation is parallelized and demands all threads from the RML (just like the benchmark program it is co-run with). As a result, the contender computation and the benchmark program contend for RML threads and the RML divides threads between the benchmark program and the contender program. This setup is similar to the scenario shown in Figure 5 (b), with the difference that only two task schedulers (TS) but no OpenMP runtime (OMP) use the RML. To show the effect of contention on the RML, we use a compute-intense contender computation; Section 5.4.1 presents measurement for that experiment.
Coexecuting computations can also contend for memory system resources (i.e., for cache capacity and main memory bandwidth) [Dey et al. 2011] . That type of contention happens in addition to contention on the RML. Runtime systems are in a good position to mitigate contention for memory system resources, as shown by Dey et al. [2013] . To show that TBB-NUMA can handle contention for memory system resources as well, in Section 5.4.2 we present measurements with a memory-intense contender computation. case with no contention. We record differences in relative performance numbers and uncore traffic because with contention there is a different amount of per thread cache capacity available to programs than without contention.
Figures 26(a), 26(b), and 27(a)-27(c) show the performance of all benchmark programs in all relevant configurations on the Nehalem-based system when the programs are executed concurrently with the contender computation. Performance readings are similar to those reported for the Nehalem-based system without contention (Figures 20(a) , 20(b), and 21(a)-21(c)). The variation of measurement readings is negligible.
5.4.2. Memory-Intense Contender. We use the triad kernel from the STREAM benchmark suite [McCalpin 1995 ] as a memory-intense contender. The triad implementation we use is parallelized with TBB, and thus it obtains threads from the RML. All measurements are executed on the Westmere-based system; the size of the arrays accessed by triad is set to be larger than the total L3 cache size of the Westmere-based system. As a result, a large fraction of the contender's uncore memory accesses are from/to DRAM.
Figures 28(a), 28(b), and 29(a)-29(c) show the performance readings for all benchmarks with the memory-intense contender in all relevant configurations. Performance results are similar to the results with no contention (and also to results with the compute-intense contender): The (NACS, NADD) is the best-performing configuration in all cases except mg (in which case the benefit of increased data locality is (partly) canceled by the overhead of data migration). The variation of measurement readings is negligible.
As with the compute-intense contender, we record differences in relative performance numbers. The reason for the differences is that there is a different amount of cache capacity and DRAM bandwidth available to the optimized program as when the computation is executed without contention (or when it is executed with the compute-intense contender). We cannot measure the total number of uncore transfers generated by the benchmark programs with the memory-intense contender. The performance monitoring software on the Westmere-based system can only report transfers on a per-thread basis. However, each thread in the TBB thread pool executes tasks that belong to both the benchmark program and the contender computation. As a result, it is possible to measure the uncore transfers generated by the benchmark and the contender only cumulatively; thus, measurement numbers cannot be related to previous measurements showing the effectiveness of memory system optimizations.
In conclusion, the TBB-NUMA runtime preserves the properties of memory system optimizations even if only a part of the hardware is available, no matter if optimized programs contend for computational resources (i.e., RML threads) or also for memory system resources (i.e, cache capacity and bandwidth). 
Performance Impact of Resource-Aware Idling
The composability-related measurements described in Section 5.4 show that using the affinity_partitioner can cause a slowdown under contention in the case of mg on the Nehalem (Figure 26(b) ) and in the case of cg on both the Nehalem and Westmere (Figures 26(a) and 22(a)). The RML is shared between the benchmark program and the contender computation. As a result, threads frequently "migrate" between the two computations (i.e., threads previously assigned to the task scheduler running cg are frequently reassigned to the task scheduler running the contender computation and vice versa). When a thread leaves a task scheduler (because the RML assigned the thread to an different task scheduler), the mailbox of the thread (i.e., the mailbox in the task scheduler the thread was previously connected to) is marked as idle. Affinitized tasks present in a mailbox that is marked idle are not removed by stealing threads (i.e., threads looking for work; see Section 4.4.2 for more details). Instead, the tasks are kept in the mailbox until the thread that created them can process them. Table III shows the number of bypasses experienced by cg on the Westmere. The table shows the number of bypasses without and with contention for both TBB and TBB-NUMA.
In case there is no contention on the RML, cg experiences roughly the same number of bypasses with both TBB and TBB-NUMA (i.e., bypasses on the same order of magnitude (tens of thousands)). The picture changes, however, once there is contention on the RML. The number of bypasses experienced by TBB-NUMA stays at the same order of magnitude (tens of thousands), whereas TBB experiences a significant increase of three orders of magnitude.
Affinitized tasks in an idle mailbox cannot be stolen. Instead, these tasks are removed by the thread that created them (i.e., the tasks are revoked). Table IV shows the fraction of revoked tasks (relative to the total number of affinitized tasks) for the same configurations as Table III. For TBB, the number of revokes is low in case there is no contention on the RML: In the case of cg, 1% of all affinitized tasks are revoked. The numbers are similar for TBB-NUMA: If there is no contention on the RML, 0% of all affinitized tasks generated by cg is revoked. The picture changes, however, when there is the contention on the RML: TBB shows an increase of the fraction of revoked tasks to 29% for cg. For TBB-NUMA, the fraction of revoked tasks remains the same as without contention (0%).
In summary, if there is contention on the RML, stealing threads often reject work (i.e., reject to execute tasks) by bypassing mailboxes in which work (i.e., affinitized tasks) is present. As a result, processor cores are often idle, which can result in a slowdown when using the affinity_partitioner. The TBB-NUMA task scheduler is coupled with resource allocation that reduces the number of (unnecessary) bypasses. 
Performance Impact of Unreasonable Task Affinities
To assess the performance impact of unreasonable task affinities, we modify the benchmark program's TBB-NUMA implementation to set the affinity of each generated task to 1 (i.e., map each task to Processor 1). The benchmarks are executed on the four-processor Westmere system; The modified programs are executed with the firsttouch page placement policy (FT) (i.e., with program-defined data migration disabled). Table V reports the execution time of the programs relative to the (noap, FT) configuration (i.e., the configuration that uses the same page placement policy but does set the affinity of any of the tasks it generates). As expected, using unreasonable affinities results in performance readings similar to those in the (noap, FT) configuration. Unreasonable task affinities cause a performance degradation of at most 5% (in the case of ferret) and-somewhat surprisinglyresult in a performance improvement in all other cases (up to 30% in the case of streamcluster).
Performance improvements are due to improvements of the program's data locality. If a programs sends all tasks to a single processor for execution (Processor 1), only a fraction of all those tasks is executed at that processor, the rest is stolen (by a randomly selected processor). However, programs typically execute the same computation repeatedly (e.g., in a time-step iteration) and thus generate the same task tree multiple times. The task tree is generated the same way, and, as a result, task submission order for the tree is also the same. As a result, tasks operating on the same subset of the program's working set are received and executed at Processor 1 (due to generated tasks being submitted in the same order), which results in improved data locality (both cache-level and DRAM-level locality) and also improved performance.
RELATED WORK
TBB-NUMA uses the concurrent_queue of standard TBB to implement per-processor mailboxes in the task scheduler. Recent work proposes NUMA-aware queuing and locking techniques [Morrison and Afek 2013; Gidron et al. 2012; Dice et al. 2011] , and wait-free queues have also been developed [Kogan and Petrank 2011] . Although the TBB concurrent_queue is highly optimized, it is neither NUMA-aware, nor waitfree; thus, TBB-NUMA could profit from the previously mentioned techniques by using them to enqueue/dequeue tasks more efficiently. The goal of TBB-NUMA (and the focus of this article) is, however, to optimize the memory system performance of the tasks executed by the work-stealing system and not the queuing itself. Therefore, we leave the investigation of using NUMA-aware queues with TBB-NUMA to future work. Harris and Kaestle [2015] describe Callisto-RTS, a system to efficiently schedule parallel workloads on multisocked shared-memory machines with deep memory hierarchies. TBB-NUMA's view of the memory hierarchy is single level: TBB-NUMA operates with a single level of P processors. We leave the extension of TBB-NUMA to support multiple levels of the (main) memory hierarchy to future work.
Previous work on NUMA memory system optimizations [Dashti et al. 2013; Lachaize et al. 2012; Verghese et al. 1996; Bolosky et al. 1989 ] relies on three mechanisms: profile-based data migration, interleaved page placement, and data replication. In TBB-NUMA, data distributions are set up by programmer-controlled data migration that achieves good data locality without profiling overhead. In Section 5, we compare the performance of TBB-NUMA-based optimizations to interleaved page placement. Data replication has several disadvantages, the most important of them is that replicas must be kept consistent, which causes overhead. To limit the overhead, state-of-theart systems disable page replication after a small number of detected writes [Dashti et al. 2013] . Most benchmarks used for evaluation in this article frequently read-write performance-critical memory regions; thus, we do not include data migration in the evaluation.
Several runtime systems (e.g., Lithe [Pan et al. 2010 ], Microsoft's ConcRT, and Poli-C [Anderson 2012]), support composable parallel software, but none of these systems is designed to preserve the data locality of NUMA-optimized code. The Callisto resource management layer [Harris et al. 2014 ] reduces scheduler-related interference between multiple, independent parallel runtime systems coexecuted on a single machine, but it does not consider interference on the memory system level (including NUMA-related aspects). There are several approaches to improve the locality of work stealing [Chen et al. 2012; Guo et al. 2010 ], but Chen et al. [2012] focuses only on improving cache utilization and not on reducing the number of remote memory accesses; Guo et al. [2010] supports data locality optimizations but balances load individually within the scope of each processor (and not between all processors of a system, as TBB-NUMA does). Space-bounded schedulers are known [Simhadri et al. 2014 ] to give better data locality than work-stealing schedulers (with the cost of higher scheduling overheads). TBB-NUMA keeps scheduling overhead low while favoring locality.
CONCLUSIONS
TBB-NUMA supports portable and composable software for NUMA systems by defining the semantics of thread affinity. TBB-NUMA is based on Intel TBB to demonstrate the practicality of this approach (and to allow a programmer to decide when to use NUMAspecific functionalities). TBB-NUMA provides a unified interface to the runtime system and allows memory-system-aware resource management.
There exist several tools to provide information about NUMA performance bottlenecks, but programmers so far lack a unified way to control the execution of parallel programs on NUMA systems. TBB-NUMA allows the programmer to pass directives (based on insights and/or performance monitoring information) about computation and data placement to the runtime system. With NUMA systems increasing in size, we expect the gap between local and remote memory accesses to increase as well; thus, we expect data locality optimizations to be even more important in the future.
